

## CLAIMS

What is claimed is:

1. A hybrid serial/parallel bus interface comprising:  
a data block demultiplexing device having an input configured to receive a data block and demultiplexing the data block into a plurality of nibbles, each nibble having a plurality of bits;  
for each nibble:  
a parallel to serial converter for converting that nibble into serial data;  
a line for transferring that nibble serial data; and  
a serial to parallel converter for converting that nibble serial data to recover that nibble; and  
a data block reconstruction device for combining the recovered nibbles into the data block.
2. The interface of claim 1 wherein a number of bits in a data block is N and a number of the lines is i and  $1 < i < N$ .
3. The interface of claim 1 wherein a number of bits in a nibble is four and a number of lines is two.
4. A hybrid serial/parallel bus interface comprising:  
means having an input configured to receive a data block for demultiplexing the data block into a plurality of nibbles, each nibble having a plurality of bits;  
for each nibble:  
means for converting that nibble into serial data;  
a line for transferring that nibble serial data; and  
means for converting that nibble serial data to recover that nibble; and

means for combining the recovered nibbles into the data block.

5. The interface of claim 4 wherein a number of bits in a data block is  $N$  and a number of the lines is  $i$  and  $1 < i < N$ .

6. The interface of claim 4 wherein a number of bits in a nibble is four and a number of lines is two.

7. A method for transferring data, the method comprising:  
providing a data block;  
demultiplexing the data block into a plurality of nibbles, each nibble having a plurality of bits;  
for each nibble:  
converting that nibble into serial data;  
providing a line and transferring the nibble serial data over the line;  
converting that nibble serial data into parallel data to recover that nibble; and  
combining the recovered nibbles into the data block.

8. The method of claim 7 wherein a number of bits in a data block is  $N$  and a number of the lines is  $i$  and  $1 < i < N$ .

9. The method of claim 7 wherein a number of bits in a nibble is four and a number of lines is two.

10. A method for transferring a data block through an interface connecting a first node to a second node, the method comprising:  
demultiplexing the data block into  $m$  sets of  $n$  bits;

adding a start bit to each of the  $m$  sets, the  $m$  start bits collectively representing one of a particular mathematical function or destination;

transferring from the first node each of the  $m$  sets over a separate line;

receiving at the second node each of the transferred  $m$  sets; and

utilizing the received  $m$  sets in accordance with the  $m$  start bits.

11. The method of claim 10 wherein at least one of the  $m$  start bits being in a one state and when the interface is not transmitting data, all the separate lines being in a zero state.

12. The method of claim 10 wherein the  $m$  start bits represent a start of data transfer.

13. The method of claim 10 wherein the  $m$  start bits collectively represent a particular mathematical function and not a destination.

14. The method of claim 10 wherein functions that the  $m$  start bits collectively represent include a relative increase, a relative decrease and an absolute value functions.

15. The method of claim 10 wherein the  $m$  start bits collectively represent a particular destination and not a mathematical function.

16. The method of claim 15 wherein destinations that the  $m$  start bits collectively represent include a RX and TX gain controller.

17. The method of claim 10 wherein the  $m$  start bits collectively represent both a particularly mathematical function and a particular destination.

18. A hybrid serial/parallel bus interface for transferring data from a first node to a second node, the interface comprising:

a data block demultiplexing device for demultiplexing a data block from the first node into  $m$  sets of  $n$  bits and for adding a start bit to each of the  $m$  sets, the  $m$  start bits collectively representing one of a particular mathematical function or destination;

for each of the  $m$  sets, a separate line for transferring that set of the  $m$  sets from the first node to the second node;

a data block reconstruction device for receiving the  $m$  sets, for combining the  $m$  sets into the data block and for utilizing the  $m$  sets in accordance with the  $m$  start bits.

19. The interface of claim 18 wherein at least one of the  $m$  start bits being in a one state and when the interface is not transmitting data, all the separate lines being in a zero state.

20. The interface of claim 18 wherein the  $m$  start bits represent a start of data transfer.

21. The interface of claim 18 wherein the  $m$  start bits collectively represent a particular mathematical function and not a destination.

22. The interface of claim 18 wherein functions that the  $m$  start bits collectively represent include a relative increase, a relative decrease and an absolute value functions.

23. The interface of claim 18 wherein the  $m$  start bits collectively represent a particular destination and not a mathematical function.

24. The interface of claim 23 wherein destinations that the m start bits collectively represent include a RX and TX gain controller.

25. The interface of claim 18 wherein the m start bits collectively represent both a particularly mathematical function and a particular destination.

26. A hybrid serial/parallel bus interface for transferring data from a first node to a second node, the interface comprising:

means for demultiplexing a data block into m sets of n bits;

means for adding a start bit to each of the m sets, the m start bits collectively representing one of a particular mathematical function or destination;

means for transferring from the first node each of the m sets over a separate line;

means for receiving at the second node each of the transferred m sets; and

means for utilizing the received m sets in accordance with the m start bits.

27. The interface of claim 26 wherein at least one of the m start bits being in a one state and when the interface is not transmitting data, all the separate lines being in a zero state.

28. The interface of claim 26 wherein the m start bits represent a start of data transfer.

29. The interface of claim 26 wherein the m start bits collectively represent a particular mathematical function and not a destination.

30. The interface of claim 26 wherein functions that the m start bits collectively represent include a relative increase, a relative decrease and an absolute value functions.

31. The interface of claim 26 wherein the m start bits collectively represent a particular destination and not a mathematical function.

32. The interface of claim 31 wherein destinations that the m start bits collectively represent include a RX and TX gain controller.

33. The interface of claim 26 wherein the m start bits collectively represent both a particularly mathematical function and a particular destination.

34. A hybrid serial/parallel bus interface for use in a synchronous system, the synchronous system having an associated clock, the bus comprising:

a data block demultiplexing device having an input configured to receive a data block and demultiplexing the data block into a plurality of nibbles, each nibble having a plurality of bits;

an even and odd set of parallel to serial (P/S) converters, each set of P/S converters receiving the nibbles synchronous with a clock rate of the clock, and for converting the nibbles into a serial data;

a first set of i multiplexers for transferring the even P/S converters set serial data on a positive edge of the clock over i lines and the odd P/S converters set serial data on a negative edge of the clock over i lines;

a second set of i demultiplexers for receiving the even and odd transferred serial data and sending the even received serial data to an even buffer and the odd serial data to an odd buffer;

the even and odd buffer;

an even and odd set of serial to parallel (S/P) converters, the even set of S/P converters for converting the even recited serial data to even parallel data and outputting the even parallel data synchronous with the clock; and

the odd set of S/P converters for converting the odd received serial data to odd parallel data and outputting the odd parallel data synchronous with the clock; and

a data block reconstruction device for combining the even and odd parallel data as the data block.

35. The interface of claim 34 wherein each data block has N bits and .

36. The interface of claim 34 wherein the even and odd buffer buffers the even and odd set of S/P converters input so that the even and odd set of S/P converters receives the even and odd received serial data synchronous with the clock.

37. A method for determining a number of  $i$  bus connections required to transfer block data over a bus, each block of the block data having N number of bits, the method comprising:

determining a maximum latency allowed for transfer of the block data;

determining a minimum number of connections required to transfer the data block with the maximum latency; and

determining  $i$  with  $i$  being a value at least the minimum number of required connections.

38. The method of claim 37 wherein the  $i$  bus connections correspond to  $i$  pins on a chip.

39. The method of claim 38 wherein  $1 < i < N$ .

40. A system using a bi-directional serial/parallel bus interface comprising:

a plurality of lines for transferring data blocks, the plurality of lines numbering less than a number of bits of each data block;

a first node sending first data blocks to a second node over the plurality of lines, the first node capable of demultiplexing the data block into a plurality of first nibbles, the plurality of first nibbles numbering a same number as the plurality of lines, each nibble having a plurality of bits; and

the second node sending second data blocks to the first node over the plurality of lines, the second node capable of demultiplexing the data block into a plurality of second nibbles, the plurality of second nibbles numbering a same number as the plurality of lines, each nibble having a plurality of bits.

41. The system of claim 40 wherein the first node capable of demultiplexing the data block into a plurality of third nibbles, a number  $j$  of the third nibbles is less than the number  $N$  of lines and transferring the third nibbles over  $j$  lines.

42. The system of claim 41 wherein the second node capable of demultiplexing forth data blocks into  $K$  bits, where  $K$  is less than or equal to  $N-j$  lines, and transferring the fourth data block over  $K$  lines.

43. The system of claim 40 wherein the first node data blocks include gain control information.

44. The system of claim 43 wherein the second node data blocks include an acknowledgment of receipt of the gain control information.

45. The system of claim 43 wherein the second node data blocks include information of a status associated with the second node.



46. A gain control (GC) system comprising:

a GC controller for producing a data block having  $n$  bits representing a gain value;  
 $i$  lines for transferring the data block from the GC controller to a GC, where  $1 < i < n$ ;

and

the GC for receiving the data block and adjusting a gain of the GC using the gain value of the data block.

47. The GC system of claim 46 further comprising:

a data block demultiplexing device for demultiplexing the data block into a plurality of nibbles, each nibble for transfer over a different line of the  $i$  lines; and

a data block reconstruction device for combining the nibbles into the data block.

48. The GC system of claim 47 wherein appended to each nibble is a start bit.

49. The GC system of claim 48 wherein the start bits indicate a mathematical function.

50. The GC system of claim 49 wherein mathematical functions indicated by the start bits include a relative increase, a relative decrease and an absolute value function.

51. The GC system of claim 48 wherein the GC includes a RX GC and a TX GC and the start bits indicate whether the data block is sent to the RX GC or TX GC.

52. A method comprising:

producing a data block by a gain control (GC) controller, the data block having  $n$  bits representing a gain value;

transferring the data block from the GC controller to a GC over  $i$  lines where  $1 < i < n$ ;

receiving the data block at the GC; and  
adjusting a gain of the GC using the gain value of the data block.

53. The method of claim 52 further comprising:  
prior to the transferring the data block, demultiplexing the data block into a plurality of nibbles, each nibble for transfer over a different line of the lines; and  
after the receiving the data block, combining the nibbles into the data block.

54. The method of claim 53 wherein appended to each nibble is a start bit.

55. The method of claim 54 wherein the start bits indicate a mathematical function.

56. The method of claim 56 wherein mathematical functions indicated by the start bits include a relative increase, a relative decrease and an absolute value function.

57. The method of claim 53 wherein the GC includes a RX GC and a TX GC and the start bits indicate whether the data block is sent to the RX GC or TX GC.